

MS-A953

Ver: 1.0

CPU:

INTEL-Celeron B847

System Chipset:

INTEL-NM70

OnBoard Chipset:

HD Audio Codec:ALC887 CG

LAN:Realtek RTL8111E CG

SIO:Fintek F71878AD

Main Memory:

DDRIII (1333MHz) * 1

Expansion Slots:

MINIPCI Express (X1) Slot * 2

PWM:

Controller:ISL95837HRZ 1+1Phase (10W)

Other:

SATA(SATA2-300MB/s) *2

USB2.0 *2

USB3.0 *2 (USB2.0 option)

HDMI OUT *1


Card reader*1

COM Port*2

| Title | Page |
|-----------------------------|------|
| Cover Sheet | 1 |
| Block Diagram | 2 |
| PROCESSOR-1 (HOST BUS) | 3 |
| PROCESSOR-2 (DDR3) | 4 |
| PROCESSOR-3 (POWER) | 5 |
| PROCESSOR-4 GRAPHICS POWER | 6 |
| PROCESSOR-5 (GND) | 7 |
| PROCESSOR-6 (RESERVE) | 8 |
| DDR III SODIMM1 | 9 |
| PCH-1 (HDA/JTAG/SATA) | 11 |
| PCH-2 (PCI-E/SMBUS/CLK) | 12 |
| PCH-3 (DMI/FDI/GPIO) | 13 |
| PCH-4 (LVDS/DDI/VGA) | 14 |
| PCH-5 (PCI/USB/NVRAM) | 15 |
| PCH-6 (GPIO/NCTF/RSVD) | 16 |
| PCH-7 (POWER) | 17 |
| PCH-8 (POWER) | 18 |
| PCH-9 (GND) | 19 |
| PCH-10 (STRAPS) | 20 |
| SIO-Fintek F71878AD | 21 |
| HDMI | 22 |
| VGA / LVDS | 23 |
| LAN-RTL8111E-VB-GR | 24 |
| Audio Codec ALC887 | 25 |
| USB / IR / TOUCH / WEBCAM | 26 |
| SATA / FAN Control/COM | 27 |
| DDR Power -NCP5217- 1-Phase | 28 |
| CP / CPU_SA Power | 29 |
| CPU VCOER VCCP | 31 |
| CPU_VTT -NCP5217- 1-Phase | 32 |
| ATX/EMI/12V_REG/VCC1_8 | 33 |
| 3V/5V (TPS51125RGER) | 34 |
| CARD READER_RTS5139 | 35 |
| Mini-PCIE Slot | 36 |
| Single Touch ETP-CP-ETR4000 | 37 |
| HOTKEY/LED/Edi-Tensor | 38 |
| Manual Parts | 39 |
| S I/O BLOCK DIAGRAM | 40 |
| Power Delivery | 41 |
| HISTORY | 42 |
| External Converter | 43 |
| Power Sequencing | 44 |
| ASmedia USB3.0 (ASM1042) | 45 |

| | | | |
|-----------------------------------|----------------------|-------|---------|
| MICRO-STAR INT'L CO.,LTD | | | |
| MS-A953 | | | |
| Size | Document Description | Rev | |
| Custom | Cover Sheet | 1.0 | |
| Date: Wednesday, October 24, 2012 | | Sheet | 1 of 45 |

MS-A953



(9) MEM_MA_DATA[63..0]

MEM_MA_DATA0 AG6
MEM_MA_DATA1 AJ6
MEM_MA_DATA2 AP11
MEM_MA_DATA3 AL6
MEM_MA_DATA4 AJ10
MEM_MA_DATA5 AJ8
MEM_MA_DATA6 AL8
MEM_MA_DATA7 AL7
MEM_MA_DATA8 AR11
MEM_MA_DATA9 AP6
MEM_MA_DATA10 AU6
MEM_MA_DATA11 AV2
MEM_MA_DATA12 AR6
MEM_MA_DATA13 AP8
MEM_MA_DATA14 AT13
MEM_MA_DATA15 AU13
MEM_MA_DATA16 BC7
MEM_MA_DATA17 BB7
MEM_MA_DATA18 BA13
MEM_MA_DATA19 BB11
MEM_MA_DATA20 BA7
MEM_MA_DATA21 BA9
MEM_MA_DATA22 BB9
MEM_MA_DATA23 AY13
MEM_MA_DATA24 AV14
MEM_MA_DATA25 AR14
MEM_MA_DATA26 AY17
MEM_MA_DATA27 AR19
MEM_MA_DATA28 BA14
MEM_MA_DATA29 AU14
MEM_MA_DATA30 BB14
MEM_MA_DATA31 BA5
MEM_MA_DATA32 AR43
MEM_MA_DATA33 AR43
MEM_MA_DATA34 AW48
MEM_MA_DATA35 BC48
MEM_MA_DATA36 BC45
MEM_MA_DATA37 AR45
MEM_MA_DATA38 AT48
MEM_MA_DATA39 AY48
MEM_MA_DATA40 BA49
MEM_MA_DATA41 AY49
MEM_MA_DATA42 BB51
MEM_MA_DATA43 AY53
MEM_MA_DATA44 BB49
MEM_MA_DATA45 AU49
MEM_MA_DATA46 BA53
MEM_MA_DATA47 BB55
MEM_MA_DATA48 BA55
MEM_MA_DATA49 AV56
MEM_MA_DATA50 AP50
MEM_MA_DATA51 AP53
MEM_MA_DATA52 AV54
MEM_MA_DATA53 AT54
MEM_MA_DATA54 AP56
MEM_MA_DATA55 AP52
MEM_MA_DATA56 AN57
MEM_MA_DATA57 AN53
MEM_MA_DATA58 AG56
MEM_MA_DATA59 AG53
MEM_MA_DATA60 AN55
MEM_MA_DATA61 AN52
MEM_MA_DATA62 AG55
MEM_MA_DATA63 AK56

U30C

DDR SYSTEM MEMORY A

SA_CK[0]
SA_CK[1]
SA_CK[0]
SA_CK[1]
SA_CS[0]
SA_CS[1]
SA_ODT[0]
SA_ODT[1]
SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]
SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]
SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]

AL36 MEM_MA_CLK_H0
AV36 MEM_MA_CLK_L0
AY26 MEM_MA_CKE0
AT40 MEM_MA_CLK_H1
AU40 MEM_MA_CLK_L1
BB26 MEM_MA_CKE1
BB40 MEM_MA_CS_L0
BC41 MEM_MA_CS_L1
AY40 MEM_MA_ODT0
BA41 MEM_MA_ODT1
AL11 MEM_MA_DQS_L0
AR8 MEM_MA_DQS_L1
AV11 MEM_MA_DQS_L2
AT17 MEM_MA_DQS_L3
AV45 MEM_MA_DQS_L4
AY51 MEM_MA_DQS_L5
AT55 MEM_MA_DQS_L6
AK55 MEM_MA_DQS_L7
AJ11 MEM_MA_DQS_H0
AR10 MEM_MA_DQS_H1
AY11 MEM_MA_DQS_H2
AU17 MEM_MA_DQS_H3
AV45 MEM_MA_DQS_H4
AY51 MEM_MA_DQS_H5
AT55 MEM_MA_DQS_H6
AK54 MEM_MA_DQS_H7
BG35 MEM_MA_ADD0
BB34 MEM_MA_ADD1
BE36 MEM_MA_ADD2
BD36 MEM_MA_ADD3
AT34 MEM_MA_ADD4
BB32 MEM_MA_ADD5
AT32 MEM_MA_ADD6
AY32 MEM_MA_ADD7
BE37 MEM_MA_ADD8
BA30 MEM_MA_ADD9
BC30 MEM_MA_ADD10
AV41 MEM_MA_ADD11
AY28 MEM_MA_ADD14
AU26 MEM_MA_ADD15

(9) MEM_MA_BANK0
(9) MEM_MA_BANK1
(9) MEM_MA_BANK2
(9) MEM_MA_CAS_L
(9) MEM_MA_RAS_L
(9) MEM_MA_WE_L

MEM_MA_BANK0 BD37
MEM_MA_BANK1 BF36
MEM_MA_BANK2 BA28
MEM_MA_CAS_L BE38
MEM_MA_RAS_L BD39
MEM_MA_WE_L AT41

AV8062700852800_BGA1023-HF-1

U30D

DDR SYSTEM MEMORY B


AL4
AL1
AN3
AR4
AK4
AK3
AN4
AR1
AU4
AT2
AV4
BB4
AL3
AR3
AY2
BA3
BE9
BD9
BD13
BE12
BF8
BD10
BD14
BE13
BE16
BE17
BE18
BE21
BE14
BG14
BG18
BE19
BD60
BE48
BD53
BE52
BD49
BE49
BD54
BE53
BE56
BE57
AC59
AY60
BE54
BA58
AW59
AW58
AU58
AN61
AN59
AU59
AU61
AN58
AN58
AL58
AC58
AC59
AL59
AE61
AH60
BG39
BD42
AT22
AV43
BE40
BD45



SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]
SB_DQ[6]
SB_DQ[7]
SB_DQ[8]
SB_DQ[9]
SB_DQ[10]
SB_DQ[11]
SB_DQ[12]
SB_DQ[13]
SB_DQ[14]
SB_DQ[15]
SB_DQ[16]
SB_DQ[17]
SB_DQ[18]
SB_DQ[19]
SB_DQ[20]
SB_DQ[21]
SB_DQ[22]
SB_DQ[23]
SB_DQ[24]
SB_DQ[25]
SB_DQ[26]
SB_DQ[27]
SB_DQ[28]
SB_DQ[29]
SB_DQ[30]
SB_DQ[31]
SB_DQ[32]
SB_DQ[33]
SB_DQ[34]
SB_DQ[35]
SB_DQ[36]
SB_DQ[37]
SB_DQ[38]
SB_DQ[39]
SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]
SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]
SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]
SB_BS[0]
SB_BS[1]
SB_BS[2]
SB_CAS#
SB_RAS#
SB_WE#



BA34
AY34
AR22
BA35
BB36
BE27
BE41
BE44
AT43
BG44
AL3
AV1
BG1
BD17
BG5
BA55
AT60
AK59
AM2
AV1
BE1
BD1
BE5
BA6
AR59
AK6
BF32
BE34
AU30
BD39
AV30
BG30
BD29
BE24
BD43
AT25
AV25
BD46
AT26
AU25

AV8062700852800_BGA1023-HF-1

| | | | |
|--------------------------|----------------------|--------------------------------|---------------|
| MICRO-STAR INT'L CO.,LTD | | | |
| MS-A953 | | | |
| Size Custom | Document Description | | Rev 1.0 |
| PROCESSOR-2 (DDR3) | | Date: Monday, October 22, 2012 | Sheet 4 of 45 |








| MICRO-STAR INT'L CO.,LTD | | |
|---------------------------------|----------------------|-----|
| MS-A953 | | |
| Size | Document Description | Rev |
| Custom | PROCESSOR-5 (GND) | 1.0 |
| Date: Tuesday, October 02, 2012 | | |
| Sheet 7 of 45 | | |

SANDYBRIDGE PROCESSOR (RESERVED)



| CFG2 - PCI-Express Static Lane Reversal | |
|---|--|
| CFG2 | 1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ... |

| CFG4 - Display Port Presence | |
|------------------------------|---|
| CFG4 | 1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port |

| PCI-Express Configuration Select | |
|----------------------------------|--|
| CFG[5:6] | 11:Default X16-device 1 functions 1 and 2 disabled 10: X8 X8-device 1 functions 1 enable, function2 disabled 01:Reserved--(device 1 functions 1disabled function2 enable 00: X8 X4 X4-device 1 functions 1 and 2 enable |

| PEG DEFER TRAINING | |
|--------------------|---|
| CFG7 | 1 : (Default)PEG train immediately following xxRESETB de assertion 0 :PEG wait for BIOS for training |



MICRO-STAR INT'L CO.,LTD

MS-A953

| Size | Document Description | Rev |
|---------------------------------|-----------------------|---------------|
| Custom | PROCESSOR-6 (RESERVE) | 1.0 |
| Date: Tuesday, October 02, 2012 | | Sheet 8 of 45 |


SODIMM#A






ADDRESS: 000
0xA0

DDR3SODIMM-204PS_BLACK-HF-12
N13-2040160-F02
H=5.2mm, REVERSE

DDR3SODIMM-204PS_BLACK-HF-12




CHANNEL A V_SM_VTT DECOUPLING CAPS





| | | | |
|---|------------------------|-----|--|
| MICRO-STAR INT'L CO.,LTD | | | |
| MS-A953 | | | |
| Size | Document Description | Rev | |
| Custom | DDR III SODIMM1 | 1.0 | |
| Date: Wednesday, October 24, 2012 Sheet 9 of 45 | | | |





SODIMM#B



| | | |
|---------------------------------|--|----------------|
| MICRO-STAR INT'L CO.,LTD | | |
| MS-A953 | | |
| Size Custom | Document Description DDR III SODIMM 2 | Rev 1.0 |
| Date: Tuesday, October 02, 2012 | | Sheet 10 of 45 |




no clock gen pull down





It is highly recommended to prioritize 27/143.18/24/48 MHz clocks on CLKOUTFLEX1 and CLKOUTFLEX3.

Intel Comments:
If CLKREQ# control is not needed, say for a free running clock, DO NOT pull-down signal to GND. This will increase leakage in Sx states.
PCIe devices or add-in cards that do NOT support CLKREQ# functionality should not route this signal to PCH.
Intel recommends terminating PCIECLKRQx# pin on PCH with 10 kΩ ±10% external pull-up resistor instead of No Connect.
Only PCIECLKRQ[2:1]# on PCH are core well powered. All other PCIECLKRQx# are suspend well powered.



| | | | |
|-----------------------------------|--------|-------------------------|----------|
| MICRO-STAR INT'L CO.,LTD | | | |
| MS-A953 | | | |
| Size | Custom | Document Description | Rev |
| | | PCB-2 (PCI-E/SMBUS/CLK) | 1.0 |
| Date: Thursday, November 01, 2012 | | Sheet | 12 of 45 |



| DPWROK | I | DPWROK: Power OK Indication for the VccDSW3_3 voltage rail. This input is tied together with RSMRST# on platforms that do not support Deep S4/S5. This signal is in the RTC well. |
|------------------|---|--|
| Name | Description | |
| VccDSW3_3 | 3.3 V supply for Deep S4/S5 wells. If platform does not support Deep S4/S5 then tie to VccSus3_3. | |

Table 1-4. Mobile Intel® 6 Series Chipset SKUs

| Feature Set | SKU Name | | | | |
|--|----------------|----------------|----------------|-----------------|----------------|
| | QM67 | UM67 | HM67 | HM65 | Q567 |
| PCI Express* 2.0 Ports | 8 | 8 | 8 | 8 | 8 |
| PCI Interface | No | No | No | No | No |
| USB* 2.0 Ports | 14 | 14 | 14 | 12 ⁵ | 14 |
| Total number of SATA ports | 6 | 6 | 6 | 6 | 6 |
| • SATA Ports (6 Gb/s, 3 Gb/s, and 1.5 Gb/s) | 2 ⁴ | 2 ⁴ | 2 ⁴ | 2 ⁴ | 2 ⁴ |
| • SATA Ports (3 Gb/s and 1.5 Gb/s only) | 4 | 4 | 4 | 4 | 4 |
| HDMI/DVI/VGA/SDVO/DisplayPort*/eDP*/LVDS | Yes | Yes | Yes | Yes | Yes |
| Integrated Graphics Support with PAVP 2.0 | Yes | Yes | Yes | Yes | Yes |
| Intel® Rapid Storage Technology | Yes | Yes | Yes | Yes | Yes |
| • AHCI | Yes | Yes | Yes | Yes | Yes |
| • RAID 0/1/5/10 Support | Yes | No | Yes | No | Yes |
| Intel® Anti-Theft | Yes | Yes | Yes | Yes | Yes |
| Intel® AMT 7.0 | Yes | No | No | No | Yes |
| Intel® Remote PC Assist Technology - Proactive | Yes | Yes | Yes | No | Yes |
| Intel® Remote PC Assist Technology- Reactive | Yes | Yes | Yes | Yes | Yes |

Intel® 6 Series Chipset and Intel® C200 Series Chipset External Design Specification (EDS)

Revision 1.5 August 2010

5.26.2.1.3 Panel Power Sequencing

This section provides details for the power sequence timing relationship of the panel power, the backlight enable and the LVDS data timing delivery. To meet the panel power timing specification requirements two signals, LFP_VDD_EN and LFP_BKLT_EN, are provided to control the timing sequencing function of the panel and the backlight power supplies.

A defined power sequence is recommended when enabling the panel or disabling the panel. The set of timing parameters can vary from panel to panel vendor, provided that they stay within a predefined range of values. The panel VDD power, the backlight on/off state and the LVDS clock and data lines are all managed by an internal power sequencer.

Table 5-61. Display Co-Existence Table

| Display | Not Attached | DAC VGA | Integrated LVDS | Integrated DisplayPort | HDMI* / DVI | eDP* |
|------------------------|--------------|-----------------------|-----------------------|---------------------------|-----------------------|-----------------------|
| Not Attached | X | S | S | S | S | S |
| DAC VGA | S | X | S ¹ , C, E | A | A | S ¹ , C, E |
| Integrated LVDS | S | S ¹ , C, E | X | S ¹ , C, E | S ¹ , C, E | X |
| Integrated DisplayPort | S | A | S ¹ , C, E | A | A | S ¹ , C, E |
| HDMI/DVI | S | A | S ¹ , C, E | A | X | S ¹ , C, E |
| SDVO LVDS | S | S ¹ , C, E | X | S ¹ , C, E | S ¹ , C, E | X |
| eDP | S | S ¹ , C, E | X | S ¹ , C, E | S ¹ , C, E | X |

- A = Single Pipe Single Display, Intel® Dual Display Clone (Only 24-bpp), or Extended Desktop Mode
- C = Clone Mode
- E = Extended Desktop Mode
- S = Single Pipe Single Display
- S¹ = Single Pipe Single Display With One Display Device Disabled
- X = Unsupported/Not Applicable




Table 2-20. LVDS Interface Signals (Sheet 1 of 2)

| Name | Type | Description |
|------------------|------|---|
| LVDSA_DATA[3:0] | O | LVDS Channel A differential data output - positive |
| LVDSA_DATA#[3:0] | O | LVDS Channel A differential data output - negative |
| LVDSA_CLK | O | LVDS Channel A differential clock output - positive |
| LVDSA_CLK# | O | LVDS Channel A differential clock output - negative |
| L_DDC_CLK | I/O | EDID support for flat panel display |
| L_DDC_DATA | I/O | EDID support for flat panel display |
| L_CTRL_CLK | I/O | Control signal (clock) for external SSC clock chip control - optional |
| L_CTRL_DATA | I/O | Control signal (data) for external SSC clock chip control - optional |

5.26.2.1.2 Single Channel versus Dual Channel Mode

In the single channel mode, only Channel-A is used. Channel-B cannot be used for single channel mode. In the dual channel mode, both Channel-A and Channel-B pins are used concurrently to drive one LVDS display.



In Single Channel mode, Channel A can take 18 bits of RGB pixel data, plus 3 bits of timing control (HSYNC/VSNC/DE) and output them on three differential data pair outputs; or 24 bits of RGB (plus 4 bits of timing control) output on four differential data pair outputs. A dual channel interface converts 36 or 48 bits of color information plus the 3 or 4 bits of timing control respectively and outputs it on six or eight sets of differential data outputs respectively.

Dual Channel mode uses twice the number of LVDS pairs and transfers the pixel data at twice the rate of the single channel. In general, one channel will be used for even pixels and the other for odd pixel data. The first pixel of the line is determined by the display enable going active and that pixel will be sent out Channel-A. All horizontal timings for active, sync, and blank will be limited to be on two pixel boundaries in the two channel modes.

Note:



Platforms using the PCH for integrated graphics support 24-bpp display panels of Type 1 only (compatible with VESA LVDS color mapping).

- 1.if use MXM only LVD_IBG, LVD_VREFH and LVD_VREFL floating. VCCA_LCD and VCCTX_LVD can be connected to GND.
- 2.If use intel LVDS, LVD_IBG connect 2.37k to GND. LVD_VREFH and LVD_VREFL connect to GND. VCCA_LCD and VCCTX_LVD connect to power.



| | |
|------------------------------|--|
| Integrated Clock Chip Enable | |
| ICC_EN | High: use CK505 (buffer through mode) internal pull high Low: use PCH (interated clock mode) |

Stuff (WLAN Control via PCH)




| | |
|---------|-----------|
| GPIO48 | |
| default | HIGH WIN8 |
| | LOW WIN7 |

| | |
|---------|-----------------|
| GPIO49 | |
| default | HIGH COM PORT |
| | LOW NO COM PORT |


| | |
|---------|-------------|
| GPIO38 | |
| default | HIGH USB3.0 |
| | LOW USB2.0 |

| | |
|-------------|------|
| USB3.0 | AA5F |
| USB2.0 | AA73 |
| NO COM PORT | AA5F |
| COM PORT | AA73 |
| WIN8 | AA5F |
| WIN8 | AA73 |


| | |
|---------------------|---|
| TLS Confidentiality | |
| TLSEN | Low = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel ME Crypto TLS cipher suite with confidentiality |



Intel Comments:
Reserve 0 ohm option in these pins
pins AH8, AK11, AH10 & AK10) to GND.



| | |
|---------|--------------|
| GPIO57 | |
| default | HIGH FANSINK |
| | LOW FANLESS |





| | |
|---------|---|
| GFX_DET | |
| GPIO39 | High: External GFX Low: Internal GFX |

GPIO0 & 6 & 16 & 17 & 22 & 34 & 38 & 48 --If not used,require pull up 3VRUN
GPIO57 --If not used,require pull up 3VSUS
GPIO15--Not support AMT,Transport Layer Security Disable(High is support TLS,internal pull-down)
GPIO27 is deep S4 & S5 weak up event,internal pull high.& It's VCCFDIPLL internal VRM strapping pin
GPIO35 --Define to EDID Select (If not used,require pull down)


| | | | |
|--------------------------|---------------------------|-------|----------|
| MICRO-STAR INT'L CO.,LTD | | | |
| MS-A953 | | | |
| Size | Document Description | Rev | |
| Custom | PCH-6 (GPIO/NCTF/RSVD) | 1.0 | |
| Date: | Monday, November 05, 2012 | Sheet | 16 of 45 |

www.xinxunwei.com 400-800-9990









| MICRO-STAR INT'L CO.,LTD | | | |
|---------------------------------|----------------------|-----|-------|
| MS-A953 | | | |
| Size | Document Description | Rev | |
| Custom | PCB-3 (POWER) | 1.0 | |
| Date: Tuesday, October 02, 2012 | Sheet | 18 | of 45 |




CP REQUIRED STRAPS

| BOOT DEVICE | GNT0 | SATA1GP/GPIO19 |
|-------------|----------|----------------|
| LPC | 0 | 0 |
| PCI | 0 | Floating |
| SPI | Floating | Floating |




| PLL ON DIE VR_ENABLE | |
|----------------------|-----------------------------|
| GPIO28 | Internal pull high (Enable) |
| | Low: Disable |



1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.

| DMI termination voltage override | |
|----------------------------------|--|
| GPIO36 | Low-- TX,RX terminated to same vlotage (DC coupling mode)default |

GPIO36 --CRB connector to 3V




Cougar point EDS PAGE:93 This signal should not be pull high

PCH EDS1.0:GPI036&37 should not be pulled high when strap is sampled.
PCH EDS1.1:GPI036&37 when pins are unused as SATAGP or GPIO,
terminate them to VSS via 8.2k-10k resistor.

Cougar point EDS PAGE:93 This signal should not be pull high

| FDI termination voltage override | |
|----------------------------------|--|
| GPIO37 | Low-- TX,RX terminated to same vlotage (DC coupling mode)default |



HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY

HDA_SDO
Disable ME in Manufacturing Mode
when pull LOW ????

HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high

GPIO15
0: TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1: TLS CIPHER SUITE WITH CONFIDENTIALITY

DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP

INTVRMEN
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the
integrated GbE only operates at 10/100 Mbps during s3-s5.

In Deep Sleep Power Well.
If not used,require a weak pull-up(8.2k-10k) to VccDSW3_3

DSWVRMEN
0: Disable Internal Deep Sleep 1.05 V regulators.
1: Enable Internal Deep Sleep 1.05 V regulators.



This signal enables the internal Deep Sleep 1.05 V
regulators. Must beconnected even when not supporting DSW.

SPKR
0: EN TCO REBOOT *
1: DIS TCO REBOOT






| MICRO-STAR INT'L CO.,LTD | | |
|--------------------------------|---|------------|
| MS-A953 | | |
| Size Custom | Document Description PCH-10 (STRAPS) | Rev 1.0 |
| Date: Monday, October 22, 2012 | Sheet 20 of 45 | |


HDMI



N5Y-19M0221-H06

| Signal Name | Description | Direction | Type |
|---------------------------------|---|-----------|------|
| DDIO_TXP[3:0], DDIO_TXN[3:0] | PORT0: Capable of HDMI/DVI/DP HDMI/DVI: _TX[0]: TMDSB_DATA2 _TX[1]: TMDSB_DATA1 _TX[2]: TMDSB_DATA0 _TX[3]: TMDSB_BLK DP: _TX[0]: DPort Lane 0 (BLUE, HSYNC, VSYNC) _TX[1]: DPort Lane 1 (GRN, CTL0, CTL1) _TX[2]: DPort Lane 2 (RED, CTL2, CTL3) _TX[3]: DPort Lane 3 | O | Diff |





MICRO-STAR INT'L CO.,LTD



MS-A953

Size Custom Document Description HDMI Rev 1.0

Date: Monday, November 05, 2012 Sheet 22 of 45


VGA

LVDS




RTL8111E Giga LAN



RTL8105E 10/100M LAN







B06-081112C-R09






for connector



N58-14F0271-U30




| MICRO-STAR INT'L CO.,LTD | | |
|--------------------------------|----------------------|---------|
| MS-A953 | | |
| Size Custom | Document Description | Rev 1.0 |
| Giga LAN RTL8111E | | |
| Date: Monday, October 22, 2012 | Sheet 24 | of 45 |




POWER CIRCUIT FOR USB PORT 0,1 (REAR)

DEL USB2.0 POWER



POWER CIRCUIT FOR USB PORT 2,3 (REAR)



Multi Touch



Webcam




N32-1050600-H06

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|---------------------|------------------------|--|------|-------|-----|-------|
| STATIC PARAMETERS | | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} =V _{GS} I _D =250μA | -0.3 | -0.55 | -1 | |

REAR PANEL USB CONNECTOR FOR USB PORT 0,1


creative USB3.0 COLAY 2.0(P45) , DEL USB2.0

REAR PANEL USB CONNECTOR FOR USB PORT 2,3



N53-04M0891-H06

IR




| | | |
|------|---------|-------------|
| AA5F | stuff | CFG-A953_U3 |
| AA73 | unstuff | CFG-A953_U2 |


F71878 NO IR

| MICRO-STAR INT'L CO.,LTD | | | |
|--------------------------|---------------------------|-------|----------|
| MS-A953 | | | |
| Size | Document Description | Rev | |
| Custom | USB / IR / TOUCH / WEBCAM | 1.0 | |
| Date: | Monday, November 06, 2012 | Sheet | 26 of 46 |

SATA HDD




SATA ODD




N5N-07M2101-H06 blue

CPU FAN




HDD & ODD Power




N32-1040901-H06


TPM HEADER




COM PORT 1



WAKE ON RING



COM PORT 2



| | | |
|------|---------|-------------|
| AA5F | unstuff | CFG-A953_U3 |
| AA73 | stuff | CFG-A953_U2 |

| | | |
|------|---------|-------------|
| AA5F | unstuff | CFG-A953_U3 |
| AA73 | stuff | CFG-A953_U2 |



CPU SA Power

VTT-->CPU_SA





Table 3-10. VCCSA Decoupling Requirements

| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|------------------------|-----|------------|------------|--------|-------------------------------------|-------|
| Aluminum Polymer 560µF | 1 | 7mΩ | 1.4nH | Output | As close to RM keep-out as possible | 1 |
| 10µF 0805 XSR | 2 | 3mΩ | 0.51nH | Output | Inside processor socket cavity | 1,13 |

Waiting CPU_VTT Ready



CP Power

DDR-->PCH






Table 4-1. V1.05A_PCH Plane Decoupling Recommendations

| Bulk Decoupling Location | Qty x µF (size) | ESR, m |
|---|-------------------------|---------------|
| 1.05S rail for VccCore & VccIO (dedicated)(AMT sku) | 1x820µF | 21mohm (bulk) |
| 1.05A rail for VccASW (dedicated)(AMT sku) | 2x22µF MLCC | |
| 1.05S rail merge with 1.05A rail (non-AMT sku) | 1x560µF 2x 22µF MLCC | 7mohm (bulk) |


Note: Bulk electrolytic capacitors (tantalum or aluminum based) render an aggregate ESR that matches the motherboard impedance budget. Other electrolytic capacitors that render motherboard impedance match can be deemed suitable as long as ripple current ratings and attach rate renders Bulk ESR not significantly different than those shown.



| MICRO-STAR INT'L CO.,LTD | | | |
|--------------------------|-----------------------------|-------|----------|
| MS-A953 | | | |
| Size | Document Description | Rev | |
| Custom | CP/CPU_SA POWER | 1.0 | |
| Date: | Thursday, November 01, 2012 | Sheet | 29 of 45 |


| | | | |
|---|---------------------------------|--|------------|
|  | MICRO-STAR INT'L CO.,LTD | | |
| | MS-A953 | | |
| | Size Custom | Document Description CPU CORE-1(NCP6151) | Rev 1.0 |
| | Date: Tuesday, October 02, 2012 | Sheet 30 of 45 | |

ISL95837 Single Phase For VR12 solution





High Side D03-0703009-N47
Low Side D03-0403009-N47

Tripple=4.38707A
 $2 \times 2.8 \times 0.9 = 5.04A > 4.38707A$



I32-5217A0C-005



1. $R_{ocset} = I_{out} \times DCR / I_{ocset}$; $I_{ocset} = 10\mu A$
If $DCR = 1m$; $I_{out} = 20A$, $R_{ocset} = 20A \times 1m / 10\mu A \rightarrow R_{ocset} = 2K$
2. $C_{sen} = L / R_{ocset} \times DCR$
If $DCR = 1m$; $L = 1\mu$, $C_{sen} = 1\mu / 2K \times 1m \rightarrow C_{sen} = 0.5U$

Table 3-6. VCCIO Decoupling Requirements



| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|------------------------|-----|------------|------------|--------|--------------------------------|---------|
| Aluminum Polymer 560μF | 3 | 7mΩ | 1.4nH | Output | Various. See layout figures | 1 |
| 22μF 0805 15R | 9 | 5mΩ | 0.55nH | Output | Inside processor socket cavity | 1, 2, 3 |
| 0805 placeholders | 16 | | | | Backside | |



MICRO-STAR INT'L CO.,LTD

MS-A953




| Size | Document Description | Rev |
|-----------------------------------|---------------------------------|-----|
| Custom | CPU_VTT - NCP5217AMNTXG-1-Phase | 1.0 |
| Date: Thursday, November 01, 2012 | Sheet 32 of 45 | |



N92-03M0801-H06

Trace list for layout==>Width:25, Spacing:20
HG_R_U11
PHASE_R_U11
LG_U11


19V TO 12V




```
| CLK - DATA | trace length ≤ 100 mils
| DATA - DATA | trace length ≤ 100 mils
no more 2 via ; 2 inch (maximum)
```

Pin 48(RREF trace width 12 mil)
trace must far away 48MHz clock trace

| CLK | MODE1 Pin 27 R242 | MODE0 Pin 42 R236 |
|-----------------|----------------------|----------------------|
| 48MHz | X | X |
| 24MHz | X | 1 |
| 12MHz (XTAL) | 1 | 1 |



MICRO-STAR INT'L CO.,LTD


MS-A953

| | |
|--------|----------------------------|
| Size | Document Description |
| Custom | CARD READER RTS5139 |


Rev
1.0

Date: Monday, October 22, 2012 Sheet 35 of 45

Wireless LAN(Short Card)



TV TUNER(Long Card)



N11-0520240-K06

PCI ExpressR
 Mini Card Electromechanical
 Specification
 Revision 1.2





MICRO-STAR INT'L CO.,LTD

MS-A953


| Size | Document Description | Rev |
|-----------------------------------|----------------------|-----|
| Custom | MINI-PCIE Slot | 1.0 |
| Date: Wednesday, October 24, 2012 | Sheet 36 of 45 | |

Low Speed USB D+/D-




I31-0111719-N03

$$V_{out} = 1.25 * [1 + (R_{732} / R_{730})]$$




M33-24C0463-A26




B07-ETPCP04-E79


Decoupling Cap.





EMI Suppressor



Open-Drain , Default pin type 是 In Put,
開機後 由 BIOS po 為 GPO,
Low level 維持 200ms 後,
再拉為 High level



(Option 1) 5-Wire Resistive Touch Panel for ELO_type




MICRO-STAR INT'L CO.,LTD

MS-A953

| Size | Document Description | Rev |
|---------------------------------|-----------------------------|-----|
| Custom | Single Touch ETP-CP-ETR4000 | 1.0 |
| Date: Monday, November 05, 2012 | Sheet 37 of 45 | |


DEFAULT : 00




Detecting Rotation Characteristics

| | E1 | E2 |
|--|----|----|
| | 0 | 1 |
| | 0 | 0 |
| | 1 | 0 |
| | 1 | 1 |




MONITOR ON/OFF BUTTON



MODE SELECT BUTTON





MODE SELECT CONTROL




SYSTEM RESET



POWER ON/OFF BUTTON



FOR EMI




| MICRO-STAR INT'L CO.,LTD | | |
|---------------------------------|-----------------------|----------------|
| MS-A953 | | |
| Size | Document Description | Rev |
| C | HOTKEY/LED/Edi-Tensor | 1.0 |
| Date: Monday, November 05, 2012 | | Sheet 38 of 45 |




BAT2
BAT-BCR2032P-RH


Single End 50ohm



Mounting Holes




Org.





PCB1
MS-A9531-1.0


E23-5566060-CA7







Optical Fiducial Marks-120








CPU FANSINK



PCH HEATSINK




EMI



MICRO-STAR INT'L CO.,LTD

MS-A953

| | | |
|-----------------------------------|--------------------------------------|------------|
| Size Custom | Document Description Manual parts | Rev 1.0 |
| Date: Thursday, November 01, 2012 | Sheet 39 of 45 | |



MICRO-STAR INT'L CO.,LTD

MS-A953

| | | |
|---------------------------------|--|------------|
| Size Custom | Document Description S/I/O BLOCK DIAGRAM | Rev 1.0 |
| Date: Tuesday, October 02, 2012 | | |
| Sheet 40 of 45 | | |

| LGA988- CPU (17W) | |
|-------------------|--------|
| CPU CORE | - 33A |
| +1_5VVRUN | - 5A |
| CPU_SA | - 6A |
| VCC1_8 | - 1.2A |
| CPU_VTT | - 8.5A |
| CPU_GFX | - 16A |

| PCH | |
|----------|----------|
| CPU_VTT | - 49mA |
| VCC1_8 | - 42mA |
| PCH_LP05 | - 3.799A |
| VCC3 | - 0.252A |
| 3VSB | - 76mA |
| VCC5 | - 1mA |
| 5VSB | - 1mA |
| VBAT | - 6uA |

| REALTEK/RTL8111E-VB | |
|---------------------|-------|
| 3VSB -> VDD3 | 0.17A |

| HD Audio ALC887 | |
|-----------------|----------|
| VCC3 | - 0.012A |
| 5VSB -> LDOVDD | - 0.05A |

| AMP TPA2008 | |
|--------------|--------|
| VCC5 -> PVCC | - 1.5A |

| DDRIII x2 & TERMINATOR | |
|------------------------|--------|
| VTT_DDR | - 1.2A |
| VCC_DDR | -8A |

| SATA HDD /SATA ODD | |
|--------------------|-----|
| VCC5 | -3A |

| (LVDS) LCD PANEL | |
|--------------------|--------|
| VCC5 -> LCD_VDD | - 1.5A |
| (IRUSH) -> LCD_VDD | -3A |

| USB 2.0 PORT X4 | |
|-----------------|------|
| 5VSB -> SVCC1 | - 1A |
| 5VSB -> SVCC2 | - 1A |

| USB 3.0 PORT X2 | |
|-----------------|------|
| 5VSB -> SVCC4 | - 3A |
| 5VSB -> SVCC5 | - 3A |

| HDMI OUT | |
|-------------------|--------|
| VCC5 -> HDMI_VCC5 | - 0.5A |

| NCP6151/6131 | |
|--------------|----------------|
| CPU CORE | 0.3V-1.35V 33A |
| +CPU_GFX | 0.0V-1.3V 16A |

| NCP5217AMNTXG_QFN14 | |
|---------------------|----------|
| VCC_DDR | 1.5V 19A |

| NTMFS4841NHT1G_SO8 | |
|--------------------|-------------|
| VCC1_8 | 1.8V 1.242A |

| NTMFS4841NHT1G_SO8 | |
|--------------------|-----------|
| CPU_SA | 0.925V 6A |

| NTD4809NT4G_DPAK3 | |
|-------------------|----------------|
| PCH_LP05 | 1.05V - 3.799A |

| NCP5217AMNTXG_QFN14 | |
|---------------------|---------------|
| CPU_VTT | 1.05V 14.549A |

| W83310DG_SOP8 | |
|---------------|--------------|
| VTT_DDR | 0.75V - 1.2A |

| N-AO4468_SOIC8 | |
|----------------|-----------|
| +1_5VVRUN | 1.5V - 6A |

| Mini PCI-E slot x2 | |
|--------------------|---------|
| VCC3 | - 2.75A |
| 3VSB | - 2.75A |
| 1.5V -> +1_5VVRUN | - 1A |

| Level Shifter | |
|---------------|---------|
| Webcam | - 0.15A |
| Card Reader | - 0.3A |

| ASMedia USB3.0 | |
|----------------|---------|
| ASM_1P2 | - 0.75A |
| ASM_1P2_SB | - 0.2A |
| VCC3 | - 0.75A |
| 3VSB | - 0.2A |

| +12V HDD | |
|--------------------|------|
| - | 1A |
| +12V CPU & SYS FAN | |
| - | 0.5A |
| INVERTER | |
| - | 1A |

| VCC5 | |
|--------------|--|
| 6.501A | |
| VCC3 | |
| 5.956A | |
| 5VSB | |
| 10.552A | |
| 3VSB | |
| 9.152A | |
| +5VALW | |
| 11.052A | |
| +3VALW | |
| 9.652A | |
| TPS51125RGER | |

| +12V 2.5A | |
|-------------------|--|
| NCP1587DR2G_SOIC8 | |

| +19V 11.2A | |
|------------|--|
| ADAPTER | |

A9531-0A change 1.0

page 22 HDMI_CON_DET fix circuit

page 31 EC57,EC58,EC60,EC61,EC62 change C71-8210271-N07

page 35 cardreader N58-22F1600-T01 change N58-22F1610-T01

page 28 ,23 ,33 EC37,EC39 ,EC73 C71-470530-S03 chagne C71-4702540-N07

page 25 PVCC source power 5VSB change VCC5.

page 33 ATX DC power jack , add voltage detect resistance R1333 (R11-012CT10-C36)
when R1333 unstuff , 0 ohm *3 stuff

10u C11-1067614-M09 change C11-1067614-T04

page 11 CLEARCMOS1 circuit fix

POWER TEAM FIX
C624,C623,C622,C621,C620,C655,C656,C657,C658,C659,C668,C669,C670,C671,C672,C673,C661,C662,C663,C664 NC
EC43,EC44,EC46,EC51,EC54,EC76,EC77,EC79,EC53,EC62,EC61,EC60,EC57,EC58 change C71-8210271-N07
EC41,EC42,EC50,EC78,EC83,EC82,EC75,EC59,C890,C892,Q128 REMOVE
EC52 change C11-1067313-S02
CHOKES change L04-05A7211-L65
R974 change 3.9 k ohm
R1140 change 2.37 k ohm
R1127 change 2.37 k ohm
R598 change 1.82 k ohm
R860 change 19.1 k ohm

page15 16 MON_PWRBTN GPIO3 change GPIO0

page21 VTIN1 FIX PWM circuit

page16 ADD GPIO57 set pull high FANSINK , pull low FANLESS

page38 R101 R56 R25 R14 LED set 2.2k

page15 RN26 unstuff for button .

power team fix
R854 change 8.45k ohm 1%
R995 change 8.45k ohm 1%
R996 change 6.49k ohm 1%
R999 change 32.4k ohm 1%

page 31 R970 change 2.37K VRM_PGD for sequence back.

page21 3VSB 5VSB in deep S5 leakage.

CHARGER_EN 3VSB --> +3VALW
CHARGER_CB 3VSB --> +3VALW
SIO_PME# +3VALW --> 3VSB
PSOUT# 3VSB --> UNSTUFF

page 21 ADD VCC3 VCC5 LEAK current issue.

page 23 14 LVDS panel 18.5 "change 19.5" fix daul channel

page 23 C11-1063027-*** change C11-1067514-*** C461,C478

page 24 C11-4757014-*** change C11-4757313-*** C336,C349

page 23 backlight SIO control change SCH control R472 unstuff R478 stuff.

page 21 SIO change FINTEK F71878 COLAY

page 12 GPIO 26 reserver

page 16 GPIO38 set USB3.0 2.0 , GPIO48 set WIN7 WIN8, GPIO49 set COM PORT

page 15 USB30_SMI pull high 3VSB change VCC3, R751

page 45 USB3.0 Sequence fix , Q156 unstuff ,R509 change 100k , C1089 change 1u.

page 39 CPU HEATSINK change FANSINK

page 9 DIMM N13-2040680-F02 change N13-2040790-CK3 FOR COST DOWN

page 36 mini pcie N11-0520040-A81 change N11-0520240-K06 FOR COST DOWN

page 23 REMOVE VGA circuit

page 23 swap L6, L27



Cedar Trail Power on Sequence DC mode

